|
plibsys
0.0.4
|
CPU detection macros. More...
Go to the source code of this file.
Macros | |
| #define | P_CPU_ALPHA |
| DEC Alpha architecture. More... | |
| #define | P_CPU_ARM |
| ARM architecture. More... | |
| #define | P_CPU_ARM_32 |
| ARM 32-bit architecture. More... | |
| #define | P_CPU_ARM_64 |
| ARM 64-bit architecture. More... | |
| #define | P_CPU_ARM_V2 |
| ARMv2 architecture revision. More... | |
| #define | P_CPU_ARM_V3 |
| ARMv3 architecture revision. More... | |
| #define | P_CPU_ARM_V4 |
| ARMv4 architecture revision. More... | |
| #define | P_CPU_ARM_V5 |
| ARMv5 architecture revision. More... | |
| #define | P_CPU_ARM_V6 |
| ARMv6 architecture revision. More... | |
| #define | P_CPU_ARM_V7 |
| ARMv7 architecture revision. More... | |
| #define | P_CPU_ARM_V8 |
| ARMv8 architecture revision. More... | |
| #define | P_CPU_X86 |
| Intel x86 architecture. More... | |
| #define | P_CPU_X86_32 |
| Intel x86 32-bit architecture. More... | |
| #define | P_CPU_X86_64 |
| Intel x86 64-bit architecture. More... | |
| #define | P_CPU_IA64 |
| Intel Itanium (IA-64) architecture. More... | |
| #define | P_CPU_MIPS |
| MIPS architecture. More... | |
| #define | P_CPU_MIPS_I |
| MIPS I ISA. More... | |
| #define | P_CPU_MIPS_II |
| MIPS II ISA. More... | |
| #define | P_CPU_MIPS_III |
| MIPS III ISA. More... | |
| #define | P_CPU_MIPS_IV |
| MIPS IV ISA. More... | |
| #define | P_CPU_MIPS_32 |
| MIPS32 ISA. More... | |
| #define | P_CPU_MIPS_64 |
| MIPS64 ISA. More... | |
| #define | P_CPU_POWER |
| PowerPC architecture. More... | |
| #define | P_CPU_POWER_32 |
| PowerPC 32-bit architecture. More... | |
| #define | P_CPU_POWER_64 |
| PowerPC 64-bit architecture. More... | |
| #define | P_CPU_SPARC |
| Sun SPARC architecture. More... | |
| #define | P_CPU_SPARC_V8 |
| Sun SPARC V8 architecture. More... | |
| #define | P_CPU_SPARC_V9 |
| Sun SPARC V9 architecture. More... | |
| #define | P_CPU_HPPA |
| HP PA-RISC architecture. More... | |
| #define | P_CPU_HPPA_32 |
| HP PA-RISC 32-bit (1.0, 1.1) architecture. More... | |
| #define | P_CPU_HPPA_64 |
| HP PA-RISC 64-bit (2.0) architecture. More... | |
CPU detection macros.
All the macros are completely independent of any other platform-specific headers, thus gurantee to work with any compiler under any operating system in the same way as they are used within the library.
This family of macros provides CPU detection and defines one or several of P_CPU_x macros.
Definition in file pmacroscpu.h.
| #define P_CPU_ALPHA |
| #define P_CPU_ARM |
ARM architecture.
This macro is defined for any ARM target. It contains an architecture revision number. One of the revision specific macros (P_CPU_ARM_Vx) is also defined, as well as P_CPU_ARM_32 or P_CPU_ARM_64.
Definition at line 518 of file pmacroscpu.h.
| #define P_CPU_ARM_32 |
ARM 32-bit architecture.
This macro is defined for ARM 32-bit target. One of the revision specific macros (P_CPU_ARM_Vx) is also defined, as well as P_CPU_ARM.
Definition at line 521 of file pmacroscpu.h.
| #define P_CPU_ARM_64 |
ARM 64-bit architecture.
This macro is defined for ARM 64-bit target. One of the revision specific macros (P_CPU_ARM_Vx) is also defined, as well as P_CPU_ARM.
Definition at line 524 of file pmacroscpu.h.
| #define P_CPU_ARM_V2 |
ARMv2 architecture revision.
This macro is defined for ARMv2 target. P_CPU_ARM_32 and P_CPU_ARM macros are also defined.
Definition at line 527 of file pmacroscpu.h.
| #define P_CPU_ARM_V3 |
ARMv3 architecture revision.
This macro is defined for ARMv3 target. P_CPU_ARM_32 and P_CPU_ARM macros are also defined.
Definition at line 530 of file pmacroscpu.h.
| #define P_CPU_ARM_V4 |
ARMv4 architecture revision.
This macro is defined for ARMv4 target. P_CPU_ARM_32 and P_CPU_ARM macros are also defined.
Definition at line 533 of file pmacroscpu.h.
| #define P_CPU_ARM_V5 |
ARMv5 architecture revision.
This macro is defined for ARMv5 target. P_CPU_ARM_32 and P_CPU_ARM macros are also defined.
Definition at line 536 of file pmacroscpu.h.
| #define P_CPU_ARM_V6 |
ARMv6 architecture revision.
This macro is defined for ARMv6 target. P_CPU_ARM_32 and P_CPU_ARM macros are also defined.
Definition at line 539 of file pmacroscpu.h.
| #define P_CPU_ARM_V7 |
ARMv7 architecture revision.
This macro is defined for ARMv7 target. P_CPU_ARM_32 and P_CPU_ARM macros are also defined.
Definition at line 542 of file pmacroscpu.h.
| #define P_CPU_ARM_V8 |
ARMv8 architecture revision.
This macro is defined for ARMv8 target. P_CPU_ARM_32 or P_CPU_ARM_64 macro is defined, as well as P_CPU_ARM.
Definition at line 545 of file pmacroscpu.h.
| #define P_CPU_HPPA |
HP PA-RISC architecture.
This macro is defined for any PA-RISC target. One of the architecture specific macros (P_CPU_HPPA_xx) is also defined.
Definition at line 599 of file pmacroscpu.h.
| #define P_CPU_HPPA_32 |
HP PA-RISC 32-bit (1.0, 1.1) architecture.
This macro is defined for PA-RISC 32-bit target. P_CPU_HPPA macro is also defined.
Definition at line 602 of file pmacroscpu.h.
| #define P_CPU_HPPA_64 |
HP PA-RISC 64-bit (2.0) architecture.
This macro is defined for PA-RISC 64-bit target. P_CPU_HPPA macro is also defined.
Definition at line 605 of file pmacroscpu.h.
| #define P_CPU_IA64 |
Intel Itanium (IA-64) architecture.
This macro is defined for Intel Itanium (IA-64) target.
Definition at line 557 of file pmacroscpu.h.
| #define P_CPU_MIPS |
MIPS architecture.
This macro is defined for any MIPS target. Some other specific macros (P_CPU_MIPS_xx) for different MIPS ISAs may be defined.
Definition at line 560 of file pmacroscpu.h.
| #define P_CPU_MIPS_32 |
MIPS32 ISA.
This macro is defined for MIPS32 target. P_CPU_MIPS, P_CPU_MIPS_I and P_CPU_MIPS_II.
Definition at line 575 of file pmacroscpu.h.
| #define P_CPU_MIPS_64 |
MIPS64 ISA.
This macro is defined for MIPS64 target. P_CPU_MIPS, P_CPU_MIPS_I, P_CPU_MIPS_II, P_CPU_MIPS_III, P_CPU_MIPS_IV and are also defined.
Definition at line 578 of file pmacroscpu.h.
| #define P_CPU_MIPS_I |
MIPS I ISA.
This macro is defined for MIPS I target. P_CPU_MIPS is also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx).
Definition at line 563 of file pmacroscpu.h.
| #define P_CPU_MIPS_II |
MIPS II ISA.
This macro is defined for MIPS II target. P_CPU_MIPS and P_CPU_MIPS_I are also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx).
Definition at line 566 of file pmacroscpu.h.
| #define P_CPU_MIPS_III |
MIPS III ISA.
This macro is defined for MIPS III target. P_CPU_MIPS, P_CPU_MIPS_I and P_CPU_MIPS_II are also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx).
Definition at line 569 of file pmacroscpu.h.
| #define P_CPU_MIPS_IV |
MIPS IV ISA.
This macro is defined for MIPS IV target. P_CPU_MIPS, P_CPU_MIPS_I, P_CPU_MIPS_II and P_CPU_MIPS_III are also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx).
Definition at line 572 of file pmacroscpu.h.
| #define P_CPU_POWER |
PowerPC architecture.
This macro is defined for any PowerPC target. One of the architecture specific macros (P_CPU_POWER_xx) is also defined.
Definition at line 581 of file pmacroscpu.h.
| #define P_CPU_POWER_32 |
PowerPC 32-bit architecture.
This macro is defined for PowerPC 32-bit target. P_CPU_POWER macro is also defined.
Definition at line 584 of file pmacroscpu.h.
| #define P_CPU_POWER_64 |
PowerPC 64-bit architecture.
This macro is defined for PowerPC 64-bit target. P_CPU_POWER macro is also defined.
Definition at line 587 of file pmacroscpu.h.
| #define P_CPU_SPARC |
Sun SPARC architecture.
This macro is defined for any SPARC target. One of the architecture specific macros (P_CPU_SPARC_xx) is also may be defined.
Definition at line 590 of file pmacroscpu.h.
| #define P_CPU_SPARC_V8 |
Sun SPARC V8 architecture.
This macro is defined for SPARC V8 target. P_CPU_SPARC macro is also defined.
Definition at line 593 of file pmacroscpu.h.
| #define P_CPU_SPARC_V9 |
Sun SPARC V9 architecture.
This macro is defined for SPARC V9 target. P_CPU_SPARC macro is also defined.
Definition at line 596 of file pmacroscpu.h.
| #define P_CPU_X86 |
Intel x86 architecture.
This macro is defined for any x86 target. It contains an architecture revision number (3 for i386 and lower, 4 for i486, 5 for i586, 6 for i686 and better). One of the architecture specific macros (P_CPU_X86_xx) is also defined.
Definition at line 548 of file pmacroscpu.h.
| #define P_CPU_X86_32 |
Intel x86 32-bit architecture.
This macro is defined for x86 32-bit target. P_CPU_X86 macro is also defined.
Definition at line 551 of file pmacroscpu.h.
| #define P_CPU_X86_64 |
Intel x86 64-bit architecture.
This macro is defined for x86 64-bit target. P_CPU_X86 macro is also defined.
Definition at line 554 of file pmacroscpu.h.
1.8.13